#### Hybrid TLB Coalescing: Improving TLB Translation Coverage under Diverse Fragmented Memory Allocations

**Chang Hyun Park**, Taekyung Heo, Jungi Jeong, and Jaehyuk Huh



# Introduction

- Virtual memory provides rich features
  - Requires an address translation
- Workloads have grown in size pressuring TLB
- Contiguous memory allocations to the rescue!

- Large pages represent larger mappings (2MB)
  - Strict alignment required
  - Exact size match required



- Large pages represent larger mappings (2MB)
  - Strict alignment required
  - Exact size match required



- Large pages represent larger mappings (2MB)
  - Strict alignment required
  - Exact size match required



- Large pages represent larger mappings (2MB)
  - Strict alignment required
  - Exact size match required



- Large pages represent larger mappings (2MB)
  - Strict alignment required
  - Exact size match required



- Large pages represent larger mappings (2MB)
  - Strict alignment required
  - Exact size match required



- Large pages represent larger mappings (2MB)
  - Strict alignment required
  - Exact size match required



- Large pages represent larger mappings (2MB)
  - Strict alignment required
  - Exact size match required



- Large pages represent larger mappings (2MB)
  - Strict alignment required
  - Exact size match required



- Large pages represent larger mappings (2MB)
  - Strict alignment required
  - Exact size match required



- Large pages represent larger mappings (2MB)
  - Strict alignment required
  - Exact size match required



- Large pages represent larger mappings (2MB)
  - Strict alignment required
  - Exact size match required



- HW oriented clustering<sup>[5]</sup>
- Cluster TLB represents flexible mapping within cluster
  - Provides flexible mapping within cluster block
  - However cluster size is fixed at design time



- HW oriented clustering<sup>[5]</sup>
- Cluster TLB represents flexible mapping within cluster
  - Provides flexible mapping within cluster block
  - However cluster size is fixed at design time



- HW oriented clustering<sup>[5]</sup>
- Cluster TLB represents flexible mapping within cluster
  - Provides flexible mapping within cluster block
  - However cluster size is fixed at design time



- HW oriented clustering<sup>[5]</sup>
- Cluster TLB represents flexible mapping within cluster
  - Provides flexible mapping within cluster block
  - However cluster size is fixed at design time



- HW oriented clustering<sup>[5]</sup>
- Cluster TLB represents flexible mapping within cluster
  - Provides flexible mapping within cluster block
  - However cluster size is fixed at design time



- HW oriented clustering<sup>[5]</sup>
- Cluster TLB represents flexible mapping within cluster
  - Provides flexible mapping within cluster block
  - However cluster size is fixed at design time



- HW oriented clustering<sup>[5]</sup>
- Cluster TLB represents flexible mapping within cluster
  - Provides flexible mapping within cluster block
  - However cluster size is fixed at design time



- HW oriented clustering<sup>[5]</sup>
- Cluster TLB represents flexible mapping within cluster
  - Provides flexible mapping within cluster block
  - However cluster size is fixed at design time



- HW oriented clustering<sup>[5]</sup>
- Cluster TLB represents flexible mapping within cluster
  - Provides flexible mapping within cluster block
  - However cluster size is fixed at design time



- HW oriented clustering<sup>[5]</sup>
- Cluster TLB represents flexible mapping within cluster
  - Provides flexible mapping within cluster block
  - However cluster size is fixed at design time



- Segment based translation<sup>[1]</sup>
  - Three values represent **contiguous** translation of any size
  - Fully assoc. lookup for multiple segments (limits size of TLB)
    - Redundant Memory Mappings (RMM)<sup>[6]</sup> -> 32 Fully-associative TLB



- Segment based translation<sup>[1]</sup>
  - Three values represent **contiguous** translation of any size
  - Fully assoc. lookup for multiple segments (limits size of TLB)





- Segment based translation<sup>[1]</sup>
  - Three values represent **contiguous** translation of any size
  - Fully assoc. lookup for multiple segments (limits size of TLB)
    - Redundant Memory Mappings (RMM)<sup>[6]</sup> -> 32 Fully-associative TLB



- Segment based translation<sup>[1]</sup>
  - Three values represent **contiguous** translation of any size
  - Fully assoc. lookup for multiple segments (limits size of TLB)
    - Redundant Memory Mappings (RMM)<sup>[6]</sup> -> 32 Fully-associative TLB



- Segment based translation<sup>[1]</sup>
  - Three values represent **contiguous** translation of any size
  - Fully assoc. lookup for multiple segments (limits size of TLB)
    - Redundant Memory Mappings (RMM)<sup>[6]</sup> -> 32 Fully-associative TLB



- Segment based translation<sup>[1]</sup>
  - Three values represent **contiguous** translation of any size
  - Fully assoc. lookup for multiple segments (limits size of TLB)
    - Redundant Memory Mappings (RMM)<sup>[6]</sup> -> 32 Fully-associative TLB



- Segment based translation<sup>[1]</sup>
  - Three values represent **contiguous** translation of any size
  - Fully assoc. lookup for multiple segments (limits size of TLB)
    - Redundant Memory Mappings (RMM)<sup>[6]</sup> -> 32 Fully-associative TLB



- Segment based translation<sup>[1]</sup>
  - Three values represent **contiguous** translation of any size
  - Fully assoc. lookup for multiple segments (limits size of TLB)
    - Redundant Memory Mappings (RMM)<sup>[6]</sup> -> 32 Fully-associative TLB



- Segment based translation<sup>[1]</sup>
  - Three values represent **contiguous** translation of any size
  - Fully assoc. lookup for multiple segments (limits size of TLB)
    - Redundant Memory Mappings (RMM)<sup>[6]</sup> -> 32 Fully-associative TLB



- Segment based translation<sup>[1]</sup>
  - Three values represent **contiguous** translation of any size
  - Fully assoc. lookup for multiple segments (limits size of TLB)
    - Redundant Memory Mappings (RMM)<sup>[6]</sup> -> 32 Fully-associative TLB



# Past Proposals: Summary

- Large pages
  - Affinity for large pages (2MB)
- Cluster TLB
  - Affinity for clustering of mapping of up to 8 pages
- Segment translations
  - Affinity for small number of large chunks (32 entry TLB)

# Past Proposals: Summary

- Large pages
  - Affinity for large pages (2MB)
- Cluster TLB
  - Affinity for clustering of mapping of up to 8 pages
- Segment translations
  - Affinity for small number of large chunks (32 entry TLB)

#### Prior proposals efficiently support **specific** memory mapping scenarios




- Conflicting goals of NUMA systems and large pages<sup>[2]</sup>
  - Memory traffic balance vs. efficient address translation





- Conflicting goals of NUMA systems and large pages<sup>[2]</sup>
  - Memory traffic balance vs. efficient address translation



• Heterogeneous memory worsens non-uniformity <sup>[3][4]</sup>



- Conflicting goals of NUMA systems and large pages<sup>[2]</sup>
  - Memory traffic balance vs. efficient address translation



- Conflicting goals of NUMA systems and large pages<sup>[2]</sup>
  - Memory traffic balance vs. efficient address translation

![](_page_40_Figure_3.jpeg)

- Conflicting goals of NUMA systems and large pages<sup>[2]</sup>
  - Memory traffic balance vs. efficient address translation

![](_page_41_Figure_3.jpeg)

- Conflicting goals of NUMA systems and large pages<sup>[2]</sup>
  - Memory traffic balance vs. efficient address translation

![](_page_42_Figure_3.jpeg)

- Conflicting goals of NUMA systems and large pages<sup>[2]</sup>
  - Memory traffic balance vs. efficient address translation

![](_page_43_Figure_3.jpeg)

[4] Agarwal et al. ASPLOS '17

- Conflicting goals of NUMA systems and large pages<sup>[2]</sup>
  - Memory traffic balance vs. efficient address translation

![](_page_44_Figure_3.jpeg)

- Conflicting goals of NUMA systems and large pages<sup>[2]</sup>
  - Memory traffic balance vs. efficient address translation

![](_page_45_Figure_3.jpeg)

[3] Lee et al. ISCA '15[4] Agarwal et al. ASPLOS '17

- Conflicting goals of NUMA systems and large pages<sup>[2]</sup>
  - Memory traffic balance vs. efficient address translation

![](_page_46_Figure_3.jpeg)

- Conflicting goals of NUMA systems and large pages<sup>[2]</sup>
  - Memory traffic balance vs. efficient address translation

![](_page_47_Figure_3.jpeg)

- Conflicting goals of NUMA systems and large pages<sup>[2]</sup>
  - Memory traffic balance vs. efficient address translation

![](_page_48_Figure_3.jpeg)

- Conflicting goals of NUMA systems and large pages<sup>[2]</sup>
  - Memory traffic balance vs. efficient address translation

![](_page_49_Figure_3.jpeg)

- Conflicting goals of NUMA systems and large pages<sup>[2]</sup>
  - Memory traffic balance vs. efficient address translation

![](_page_50_Figure_3.jpeg)

- Conflicting goals of NUMA systems and large pages<sup>[2]</sup>
  - Memory traffic balance vs. efficient address translation

![](_page_51_Figure_3.jpeg)

- Conflicting goals of NUMA systems and large pages<sup>[2]</sup>
  - Memory traffic balance vs. efficient address translation

![](_page_52_Figure_3.jpeg)

- Conflicting goals of NUMA systems and large pages<sup>[2]</sup>
  - Memory traffic balance vs. efficient address translation

![](_page_53_Figure_3.jpeg)

- Conflicting goals of NUMA systems and large pages<sup>[2]</sup>
  - Memory traffic balance vs. efficient address translation

![](_page_54_Figure_3.jpeg)

- Conflicting goals of NUMA systems and large pages<sup>[2]</sup>
  - Memory traffic balance vs. efficient address translation

![](_page_55_Figure_3.jpeg)

- Contiguity distribution varies among workloads
- Also varies within the same workload<sup>[7]</sup>

- Contiguity distribution varies among workloads
- Also varies within the same workload<sup>[7]</sup>

![](_page_57_Figure_3.jpeg)

- Contiguity distribution varies among workloads
- Also varies within the same workload<sup>[7]</sup>

![](_page_58_Figure_3.jpeg)

- Contiguity distribution varies among workloads
- Also varies within the same workload<sup>[7]</sup>

![](_page_59_Figure_3.jpeg)

- Contiguity distribution varies among workloads
- Also varies within the same workload<sup>[7]</sup>

![](_page_60_Figure_3.jpeg)

- Contiguity distribution varies among workloads
- Also varies within the same workload<sup>[7]</sup>

![](_page_61_Figure_3.jpeg)

- Contiguity distribution varies among workloads
- Also varies within the same workload<sup>[7]</sup>

![](_page_62_Figure_3.jpeg)

![](_page_63_Figure_1.jpeg)

![](_page_64_Figure_1.jpeg)

- HW-SW Joint Effort
- HW offers adjustable TLB
  - coverage
    - Number of TLB entries fixed
    - Coverage of entry adjustable
- OS decides best TLB coverage
  - Adjusts TLB coverage per process
- OS identifies contiguous chunks
  - Marks onto process page table

![](_page_65_Figure_1.jpeg)

- HW-SW Joint Effort
- HW offers adjustable TLB
  - coverage
    - Number of TLB entries fixed
    - Coverage of entry adjustable
- OS decides best TLB coverage
  - Adjusts TLB coverage per process
- OS identifies contiguous chunks
  - Marks onto process page table

![](_page_66_Figure_1.jpeg)

- HW-SW Joint Effort
- HW offers adjustable TLB
  - coverage
    - Number of TLB entries fixed
    - Coverage of entry adjustable
- OS decides best TLB coverage
  - Adjusts TLB coverage per process
- OS identifies contiguous chunks
  - Marks onto process page table

![](_page_67_Figure_1.jpeg)

- HW-SW Joint Effort
- HW offers adjustable TLB
  - coverage
    - Number of TLB entries fixed
    - Coverage of entry adjustable
- OS decides best TLB coverage
  - Adjusts TLB coverage per process
- **OS** identifies contiguous chunks
  - Marks onto process page table

![](_page_68_Figure_1.jpeg)

- HW-SW Joint Effort
- HW offers adjustable TLB
  - coverage
    - Number of TLB entries fixed
    - Coverage of entry adjustable
- OS decides best TLB coverage
  - Adjusts TLB coverage per process
- OS identifies contiguous chunks
  - Marks onto process page table

![](_page_69_Figure_1.jpeg)

- HW-SW Joint Effort
- HW offers adjustable TLB
  - coverage
    - Number of TLB entries fixed
    - Coverage of entry adjustable
- OS decides best TLB coverage
  - Adjusts TLB coverage per process
- OS identifies contiguous chunks
  - Marks onto process page table

![](_page_70_Figure_1.jpeg)

- HW-SW Joint Effort
- HW offers adjustable TLB
  - coverage
    - Number of TLB entries fixed
    - Coverage of entry adjustable
- OS decides best TLB coverage
  - Adjusts TLB coverage per process
- OS identifies contiguous chunks
  - Marks onto process page table

### Anchor

- Anchors are special entries in the page table
  - Placed at every alignments of anchor distance
  - Anchor distance is a power of 2 (for encoding efficiency)
  - Anchor distance configurable by OS

Anchor Distance = 8

![](_page_71_Figure_6.jpeg)
- Anchors are special entries in the page table
  - Placed at every alignments of anchor distance
  - Anchor distance is a power of 2 (for encoding efficiency)
  - Anchor distance configurable by OS



- Anchors are special entries in the page table
  - Placed at every alignments of anchor distance
  - Anchor distance is a power of 2 (for encoding efficiency)
  - Anchor distance configurable by OS



- Anchors are special entries in the page table
  - Placed at every alignments of anchor distance
  - Anchor distance is a power of 2 (for encoding efficiency)
  - Anchor distance configurable by OS



- Anchors are special entries in the page table
  - Placed at every alignments of anchor distance
  - Anchor distance is a power of 2 (for encoding efficiency)
  - Anchor distance configurable by OS



- Anchors are special entries in the page table
  - Placed at every alignments of anchor distance
  - Anchor distance is a power of 2 (for encoding efficiency)
  - Anchor distance configurable by OS



- Anchors are special entries in the page table
  - Placed at every alignments of anchor distance
  - Anchor distance is a power of 2 (for encoding efficiency)
  - Anchor distance configurable by OS



# Anchor Page Table

- Uses the Page Table
- Anchor covers up to distance(4) contiguous pages
  - Each anchor represents contiguity that begins at anchor
- OS marks contiguity onto the anchor page table



# Anchor Page Table

- Uses the Page Table
- Anchor covers up to distance(4) contiguous pages
  - Each anchor represents contiguity that begins at anchor
- OS marks contiguity onto the anchor page table



# Anchor Page Table

- Uses the Page Table
- Anchor covers up to distance(4) contiguous pages
  - Each anchor represents contiguity that begins at anchor
- OS marks contiguity onto the anchor page table



## Anchor TLB

- Integrated into the L2 TLB
  - L1 keeps regular entries
- Caches both regular and anchor page table entries
  - Regular and anchor indexed differently



- On L1 TLB Miss Anchor TLB looks up
  - Regular TLB first
  - Anchor TLB next







- On L1 TLB Miss Anchor TLB looks up
  - Regular TLB first
  - Anchor TLB next







- On L1 TLB Miss Anchor TLB looks up
  - Regular TLB first
  - Anchor TLB next



- On L1 TLB Miss Anchor TLB looks up
  - Regular TLB first
  - Anchor TLB next



- On L1 TLB Miss Anchor TLB looks up
  - Regular TLB first
  - Anchor TLB next



- On L1 TLB Miss Anchor TLB looks up
  - Regular TLB first
  - Anchor TLB next



- On L1 TLB Miss Anchor TLB looks up
  - Regular TLB first
  - Anchor TLB next



- On L1 TLB Miss Anchor TLB looks up
  - Regular TLB first
  - Anchor TLB next



# **Operating System Responsibilities**

- OS periodically selects process anchor distance
  - Heuristic algorithm to minimize TLB entry count
- OS adjusts anchor distance
  - Anchor distance based on selection algorithm
- OS marks mapping contiguity
  - Memory mapping contiguity in anchor page table entry

# Simulation Methodology

• Trace based TLB simulator (Based on Intel Haswell)

	TLB Configuration	
Common L1	4KB: 2MB:	64 entry, 4 way 32 entry, 4 way
Baseline L2 / THP	4KB/2MB:	1024 entry, 8 way
Cluster	Regular (4KB/2MB): Cluster-8:	768 entry, 6 way 320 entry, 5 way
RMM (Multiple segments)	Baseline L2 TLB + RMM:	32 entry, fully-assoc.
Anchor (Selected/Static Ideal)	4KB/2MB/anchor:	1024 entry, 8 way

# **Memory Mapping Scenarios**

- Two class of memory mapping scenarios
  - Two real system memory mappings
  - Four synthetic memory mappings

Name	Trace information
demand	Default Linux memory mapping
eager	'Eager' allocation
low	1– 16 pages (4KB – 64KB)
medium	1 – 512 pages (4KB – 2MB)
high	512 – 64K pages (2MB – 256MB)
max	Maximum contiguity









#### Evaluation – TLB Misses of medium mapping



#### Evaluation – TLB Misses of medium mapping



■ THP ■ Cluster ■ RMM ■ Anchor Selected ■ Anchor Ideal







## Conclusion

- Hybrid TLB Coalescing is a HW-SW joint effort
- Anchor TLB provides adjustable coverage
  - TLB entry coverage grows and shrinks dynamically
- OS provides contiguity hint using the page table
- OS picks adequate contiguity per-process
- Hybrid TLB Coalesce performs:
  - Best for Small-Intermediate contiguities
  - Similar to best prior scheme for Large contiguities