

Heterogeneous Isolated Execution for Commodity GPUs


Insu Jang¹, Adrian Tang², Taehoon Kim¹,
Simha Sethumadhavan², and Jaehyuk Huh¹

¹ KAIST, School of Computing

² Columbia University, Department of Computer Science

Architecture Trend: Heterogeneous Computing

- Heterogeneous computing is emerging (**GPUs**, FPGAs, etc)



Machine
Learning





Image
Processing

$$\int \frac{dy}{dx}$$

Complex
Calculations

Architecture Trend: Heterogeneous Computing

- Heterogeneous computing is emerging (**GPUs**, FPGAs, etc)



Machine Learning




Image Processing

$$\int \frac{dy}{dx}$$


Complex Calculations

- **Problem: lack of trusted execution environment in devices**

Untrusted Kernel Space

Architecture Trend: Heterogeneous Computing

- Heterogeneous computing is emerging (**GPUs**, FPGAs, etc)



Machine Learning




Image Processing

$$\int \frac{dy}{dx}$$

Complex Calculations


- **Problem: lack of trusted execution environment in devices**

Untrusted Kernel Space

Device Driver

Architecture Trend: Heterogeneous Computing

- Heterogeneous computing is emerging (**GPUs**, FPGAs, etc)



Machine Learning




Image Processing

$$\int \frac{dy}{dx}$$

Complex Calculations

- **Problem: lack of trusted execution environment in devices**


Untrusted Kernel Space

Device Driver

Device

Architecture Trend: Heterogeneous Computing

- Heterogeneous computing is emerging (**GPUs**, FPGAs, etc)



Machine Learning





Image Processing

$$\int \frac{dy}{dx}$$


Complex Calculations

- **Problem: lack of trusted execution environment in devices**



Architecture Trend: Heterogeneous Computing

- Heterogeneous computing is emerging (**GPUs**, FPGAs, etc)



Machine Learning





Image Processing

$$\int \frac{dy}{dx}$$


Complex Calculations

- **Problem: lack of trusted execution environment in devices**



Architecture Trend: Heterogeneous Computing

- Heterogeneous computing is emerging (**GPUs**, FPGAs, etc)



Machine Learning




Image Processing

$$\int \frac{dy}{dx}$$


Complex Calculations

- Problem: lack of trusted execution environment in devices**



Architecture Trend: Heterogeneous Computing

- Heterogeneous computing is emerging (**GPUs**, FPGAs, etc)



Machine Learning




Image Processing

$$\int \frac{dy}{dx}$$


Complex Calculations

- Problem: lack of trusted execution environment in devices**



Architecture Trend: Heterogeneous Computing

- Heterogeneous computing is emerging (**GPUs**, FPGAs, etc)



Machine Learning




Image Processing

$$\int \frac{dy}{dx}$$


Complex Calculations

- Problem: lack of trusted execution environment in devices**



Architecture Trend: Heterogeneous Computing

- Heterogeneous computing is emerging (**GPUs**, FPGAs, etc)



Machine Learning




Image Processing

$$\int \frac{dy}{dx}$$


Complex Calculations

- Problem: lack of trusted execution environment in devices**



Architecture Trend: Heterogeneous Computing

- Heterogeneous computing is emerging (**GPUs**, FPGAs, etc)



Machine Learning





Image Processing

$$\int \frac{dy}{dx}$$

Complex Calculations

- Problem: lack of trusted execution environment in devices**



How to Provide TEE to Devices?


- **Problem: lack of trusted execution environment in devices**

How to Provide TEE to Devices?


- **Problem: lack of trusted execution environment in devices**
- Existing works regarding TEE for peripheral devices
 - **SGXIO** [Weiser, CODASPY'17]: use a trusted hypervisor
 - **Graviton** [Volos, OSDI'18]: use a modified GPU with a root of trust

How to Provide TEE to Devices?

- **Problem: lack of trusted execution environment in devices**
- Existing works regarding TEE for peripheral devices
 - **SGXIO** [Weiser, CODASPY'17]: use a trusted hypervisor




- **Graviton** [Volos, OSDI'18]: use a modified GPU with a root of trust




How to Provide TEE to Devices?

- **Problem: lack of trusted execution environment in devices**
- Existing works regarding TEE for peripheral devices
 - **SGXIO** [Weiser, CODASPY'17]: use a trusted hypervisor




- **Graviton** [Volos, OSDI'18]: use a modified GPU with a root of trust



Our Approach: Securing I/O Path


- All device I/O accesses from software are **handled by CPU**



** x86 architecture based*

Our Approach: Securing I/O Path


- All device I/O accesses from software are **handled by CPU**



** x86 architecture based*

Our Approach: Securing I/O Path


- All device I/O accesses from software are **handled by CPU**



* x86 architecture based

Our Approach: Securing I/O Path


- All device I/O accesses from software are **handled by CPU**



* x86 architecture based

Our Approach: Securing I/O Path


- All device I/O accesses from software are **handled by CPU**



* x86 architecture based

Our Approach: Securing I/O Path


- All device I/O accesses from software are **handled by CPU**



* x86 architecture based

Our Approach: Securing I/O Path


- All device I/O accesses from software are **handled by CPU**



* x86 architecture based

Our Approach: Securing I/O Path


- All device I/O accesses from software are **handled by CPU**



* x86 architecture based


Our Approach: Securing I/O Path

- All device I/O accesses from software are **handled by CPU**




Idea: Prevent I/O from Attackers by Securing I/O Path!

HIX: Heterogeneous Isolated Execution




HIX: Heterogeneous Isolated Execution

- Implementation based on Intel SGX (basic TEE necessary)
- **Extend TEE to I/O path (from SGX enclave to the device)**




HIX: Heterogeneous Isolated Execution

- Implementation based on Intel SGX (basic TEE necessary)
- **Extend TEE to I/O path (from SGX enclave to the device)**




HIX: Heterogeneous Isolated Execution

- Implementation based on Intel SGX (basic TEE necessary)
- **Extend TEE to I/O path (from SGX enclave to the device)**




HIX: Heterogeneous Isolated Execution

- Implementation based on Intel SGX (basic TEE necessary)
- **Extend TEE to I/O path (from SGX enclave to the device)**




HIX: Heterogeneous Isolated Execution

- Implementation based on Intel SGX (basic TEE necessary)
- **Extend TEE to I/O path (from SGX enclave to the device)**



HIX: Heterogeneous Isolated Execution

- Implementation based on Intel SGX (basic TEE necessary)
- **Extend TEE to I/O path (from SGX enclave to the device)**



Contributions and Threat Model

Contributions and Threat Model

- Provide **confidentiality and integrity** to user data in GPU
- **No GPU modifications are required**
 - Provide GPU TEE by securing I/O path
 - No protection against physical attacks; software based attacks prevented


- **Threat Model**
 - Attackers have all privileged permission on software level
 - Not consider physical attacks on any hardware
 - **Protect the system from privileged software attacks**

HIX Architecture

- Trusted GPU Device Driver: GPU Enclave
 - MMIO Protection
 - Inter-Enclave Communication
-

HIX: Architecture Overview


➔ : Three communication paths to be protected



HIX: Architecture Overview

➔ : Three communication paths to be protected


- Inter-enclave communication
- Trusted GPU device driver
- MMIO access validation
- Guaranteed PCIe packet routing



HIX: Architecture Overview


➔ : Three communication paths to be protected

- Inter-enclave communication
- Trusted GPU device driver
- MMIO access validation
- Guaranteed PCIe packet routing




HIX: Architecture Overview

➔ : Three communication paths to be protected




HIX: Architecture Overview

➔ : Three communication paths to be protected




HIX: Architecture Overview

➔ : Three communication paths to be protected




HIX: Architecture Overview

➔ : Three communication paths to be protected




HIX: Architecture Overview

➔ : Three communication paths to be protected



HIX: Architecture Overview


➔ : Three communication paths to be protected



HIX: Architecture Overview

➔ : Three communication paths to be protected


- Inter-enclave communication
- Trusted GPU device driver
- MMIO access validation
- Guaranteed PCIe packet routing



HIX: Architecture Overview

➔ : Three communication paths to be protected


- Inter-enclave communication
- Trusted GPU device driver
- MMIO access validation
- Guaranteed PCIe packet routing



HIX: Architecture Overview

➔ : Three communication paths to be protected


- Inter-enclave communication
- Trusted GPU device driver
- MMIO access validation
- Guaranteed PCIe packet routing



HIX: Architecture Overview


➔ : Three communication paths to be protected

- Inter-enclave communication
- Trusted GPU device driver
- MMIO access validation
- Guaranteed PCIe packet routing



GPU Enclave: Trusted Device Driver

- Move device driver from untrusted kernel space to trusted enclave
- Extended SGX enclave that owns and controls GPU in TEE



- **Exclusively** access to GPU in the system through MMIO

MMIO Access Validation

- Exclusively access to GPU in the system through MMIO : **How?**

MMIO Access Validation

- **Exclusively** access to GPU in the system through MMIO : **How?**
- Extend SGX EPC access validation mechanism for MMIO
 - Validate **address translation information** during **TLB misses**



MMIO Access Validation

- **Exclusively** access to GPU in the system through MMIO : **How?**
- Extend SGX EPC access validation mechanism for MMIO
 - Validate **address translation information** during **TLB misses**



MMIO Access Validation

- **Exclusively** access to GPU in the system through MMIO : **How?**
- Extend SGX EPC access validation mechanism for MMIO
 - Validate **address translation information** during **TLB misses**

Virtual Address Space



MMIO Access Validation

- **Exclusively** access to GPU in the system through MMIO : **How?**
- Extend SGX EPC access validation mechanism for MMIO
 - Validate **address translation information** during **TLB misses**

Virtual Address Space

Physical Address Space

MMIO Access Validation

- **Exclusively** access to GPU in the system through MMIO : **How?**
- Extend SGX EPC access validation mechanism for MMIO
 - Validate **address translation information** during **TLB misses**

Virtual Address Space



Physical Address Space



DRAM

MMIO Access Validation

- **Exclusively** access to GPU in the system through MMIO : **How?**
- Extend SGX EPC access validation mechanism for MMIO
 - Validate **address translation information** during **TLB misses**

Virtual Address Space



Physical Address Space




GPU

DRAM


MMIO Access Validation

- **Exclusively** access to GPU in the system through MMIO : **How?**
- Extend SGX EPC access validation mechanism for MMIO
 - Validate **address translation information** during **TLB misses**




MMIO Access Validation

- **Exclusively** access to GPU in the system through MMIO : **How?**
- Extend SGX EPC access validation mechanism for MMIO
 - Validate **address translation information** during **TLB misses**




MMIO Access Validation

- **Exclusively** access to GPU in the system through MMIO : **How?**
- Extend SGX EPC access validation mechanism for MMIO
 - Validate **address translation information** during **TLB misses**




MMIO Access Validation

- **Exclusively** access to GPU in the system through MMIO : **How?**
- Extend SGX EPC access validation mechanism for MMIO
 - Validate **address translation information** during **TLB misses**




MMIO Access Validation

- **Exclusively** access to GPU in the system through MMIO : **How?**
- Extend SGX EPC access validation mechanism for MMIO
 - Validate **address translation information** during **TLB misses**




MMIO Access Validation

- **Exclusively** access to GPU in the system through MMIO : **How?**
- Extend SGX EPC access validation mechanism for MMIO
 - Validate **address translation information** during **TLB misses**




MMIO Access Validation

- **Exclusively** access to GPU in the system through MMIO : **How?**
- Extend SGX EPC access validation mechanism for MMIO
 - Validate **address translation information** during **TLB misses**




MMIO Access Validation

- **Exclusively** access to GPU in the system through MMIO : **How?**
- Extend SGX EPC access validation mechanism for MMIO
 - Validate **address translation information** during **TLB misses**




MMIO Access Validation

- **Exclusively** access to GPU in the system through MMIO : **How?**
- Extend SGX EPC access validation mechanism for MMIO
 - Validate **address translation information** during **TLB misses**




MMIO Access Validation

- **Exclusively** access to GPU in the system through MMIO : **How?**
- Extend SGX EPC access validation mechanism for MMIO
 - Validate **address translation information** during **TLB misses**




MMIO Access Validation

- **Exclusively** access to GPU in the system through MMIO : **How?**
- Extend SGX EPC access validation mechanism for MMIO
 - Validate **address translation information** during **TLB misses**




MMIO Access Validation

- **Exclusively** access to GPU in the system through MMIO : **How?**
- Extend SGX EPC access validation mechanism for MMIO
 - Validate **address translation information** during **TLB misses**




MMIO Access Validation

- **Exclusively** access to GPU in the system through MMIO : **How?**
- Extend SGX EPC access validation mechanism for MMIO
 - Validate **address translation information** during **TLB misses**




MMIO Access Validation

- **Exclusively** access to GPU in the system through MMIO : **How?**
- Extend SGX EPC access validation mechanism for MMIO
 - Validate **address translation information** during **TLB misses**




MMIO Access Validation

- **Exclusively** access to GPU in the system through MMIO : **How?**
- Extend SGX EPC access validation mechanism for MMIO
 - Validate **address translation information** during **TLB misses**




MMIO Access Validation


- **Exclusively** access to GPU in the system through MMIO : **How?**
- Extend SGX EPC access validation mechanism for MMIO
 - Validate **address translation information** during **TLB misses**




PCIe Packet Routing




PCIe Packet Routing



PCIe Packet Routing




PCIe Packet Routing



PCIe Packet Routing: Introduction

- Use PCIe hardware registers for packet routing (e.g. BARs*)


■ Registers used for routing



* BAR: Base Address Register

PCIe Packet Routing: Introduction


- Use PCIe hardware registers for packet routing (e.g. BARs*)



* BAR: Base Address Register

PCIe Packet Routing: Introduction


- Use PCIe hardware registers for packet routing (e.g. BARs*)



* BAR: Base Address Register

PCIe Packet Routing: Introduction


- Use PCIe hardware registers for packet routing (e.g. BARs*)



* BAR: Base Address Register



PCIe Packet Routing: Challenge

- PCIe hardware registers **can be manipulated** by software





PCIe Packet Routing: Challenge

- PCIe hardware registers **can be manipulated** by software





PCIe Packet Routing: Challenge

- PCIe hardware registers **can be manipulated** by software




PCIe Packet Routing: Challenge

- PCIe hardware registers **can be manipulated** by software




MMIO Lockdown

- PCIe hardware registers **can be manipulated** by software
- **Solution:** freeze MMIO routing information (MMIO lockdown)




MMIO Lockdown

- PCIe hardware registers **can be manipulated** by software
- **Solution:** freeze MMIO routing information (MMIO lockdown)




MMIO Lockdown

- PCIe hardware registers **can be manipulated** by software
- **Solution:** freeze MMIO routing information (MMIO lockdown)




MMIO Lockdown

- PCIe hardware registers **can be manipulated** by software
- **Solution:** freeze MMIO routing information (MMIO lockdown)



MMIO Lockdown

- PCIe hardware registers **can be manipulated** by software
- **Solution:** freeze MMIO routing information (MMIO lockdown)




Architecture Review

Next: Inter-Enclave Communication


Protected by MMIO Access Restriction

Protected by MMIO Lockdown




Inter-Enclave Communication

- Inter-process communication: message queue & shared memory
- Confidentiality & integrity provided by **authenticated encryption**




Inter-Enclave Communication

- Inter-process communication: message queue & shared memory
- Confidentiality & integrity provided by **authenticated encryption**




Inter-Enclave Communication

- Inter-process communication: message queue & shared memory
- Confidentiality & integrity provided by **authenticated encryption**




Inter-Enclave Communication

- Inter-process communication: message queue & shared memory
- Confidentiality & integrity provided by **authenticated encryption**




Inter-Enclave Communication

- Inter-process communication: message queue & shared memory
- Confidentiality & integrity provided by **authenticated encryption**




Inter-Enclave Communication

- Inter-process communication: message queue & shared memory
- Confidentiality & integrity provided by **authenticated encryption**



Inter-Enclave Communication


- Inter-process communication: message queue & shared memory
- Confidentiality & integrity provided by **authenticated encryption**



Communication Challenge: DMA


- **Challenge**

- DMA from device to enclaves not allowed by SGX
- Data copy can only be done through (slow) MMIO



Trusted DMA Support

- GPU DMAs encrypted data from shared memory to GPU
- GPU enclave launches in-GPU decryption kernel



Evaluation



Evaluation


- Prototype Implementation
 - Hardware changes are emulated in a KVM/QEMU virtual machine
 - GPU enclave implementation is based on Gdev [Kato, ATC'12]
- Performance analysis: Rodinia GPU microbenchmark
 - Measure overheads due to cryptography, etc.
 - Baseline: unmodified Gdev NVIDIA GPU driver

	Baseline	HIX
Trusted Execution	No	Yes
Encryption	N/A	AES-OCB [Rogaway '14]
GPU	NVIDIA Geforce GTX 580*	

* Newer devices are not supported by Gdev


Performance Result: Rodinia

App Name	SRAD	PF	NN	NW	LUD	HS	GS	BFS	BP
Memcpy	48.4MB	256.0MB	501.2KB	192.1MB	32.0MB	12.0MB	64.0MB	46.9MB	159.8MB




Performance Result: Rodinia

App Name	SRAD	PF	NN	NW	LUD	HS	GS	BFS	BP
Memcpy	48.4MB	256.0MB	501.2KB	192.1MB	32.0MB	12.0MB	64.0MB	46.9MB	159.8MB




Performance Result: Rodinia

App Name	SRAD	PF	NN	NW	LUD	HS	GS	BFS	BP
Memcpy	48.4MB	256.0MB	501.2KB	192.1MB	32.0MB	12.0MB	64.0MB	46.9MB	159.8MB




Performance Result: Rodinia

App Name	SRAD	PF	NN	NW	LUD	HS	GS	BFS	BP
Memcpy	48.4MB	256.0MB	501.2KB	192.1MB	32.0MB	12.0MB	64.0MB	46.9MB	159.8MB




Performance Result: Rodinia

App Name	SRAD	PF	NN	NW	LUD	HS	GS	BFS	BP
Memcpy	48.4MB	256.0MB	501.2KB	192.1MB	32.0MB	12.0MB	64.0MB	46.9MB	159.8MB




Performance Result: Rodinia

App Name	SRAD	PF	NN	NW	LUD	HS	GS	BFS	BP
Memcpy	48.4MB	256.0MB	501.2KB	192.1MB	32.0MB	12.0MB	64.0MB	46.9MB	159.8MB




Performance Result: Rodinia

App Name	SRAD	PF	NN	NW	LUD	HS	GS	BFS	BP
Memcpy	48.4MB	256.0MB	501.2KB	192.1MB	32.0MB	12.0MB	64.0MB	46.9MB	159.8MB




Performance Result: Rodinia

App Name	SRAD	PF	NN	NW	LUD	HS	GS	BFS	BP
Memcpy	48.4MB	256.0MB	501.2KB	192.1MB	32.0MB	12.0MB	64.0MB	46.9MB	159.8MB



Performance Result: Rodinia


App Name	SRAD	PF	NN	NW	LUD	HS	GS	BFS	BP
Memcpy	48.4MB	256.0MB	501.2KB	192.1MB	32.0MB	12.0MB	64.0MB	46.9MB	159.8MB



Large Amount of Data → High Cryptography Overheads


Performance Result: Rodinia

App Name	SRAD	PF	NN	NW	LUD	HS	GS	BFS	BP
Memcpy	48.4MB	256.0MB	501.2KB	192.1MB	32.0MB	12.0MB	64.0MB	46.9MB	159.8MB



Performance Result: Rodinia


App Name	SRAD	PF	NN	NW	LUD	HS	GS	BFS	BP
Memcpy	48.4MB	256.0MB	501.2KB	192.1MB	32.0MB	12.0MB	64.0MB	46.9MB	159.8MB



High Computational Ratio → Cryptography Overhead Ratio Reduced


Performance Result: Rodinia

App Name	SRAD	PF	NN	NW	LUD	HS	GS	BFS	BP
Memcpy	48.4MB	256.0MB	501.2KB	192.1MB	32.0MB	12.0MB	64.0MB	46.9MB	159.8MB




Performance Result: Rodinia

App Name	SRAD	PF	NN	NW	LUD	HS	GS	BFS	BP
Memcpy	48.4MB	256.0MB	501.2KB	192.1MB	32.0MB	12.0MB	64.0MB	46.9MB	159.8MB




Conclusion

- HIX: Provide trusted execution environment to **commodity GPUs**




Conclusion

- HIX: Provide trusted execution environment to **commodity GPUs**




Conclusion

- HIX: Provide trusted execution environment to **commodity GPUs**




Conclusion

- HIX: Provide trusted execution environment to **commodity GPUs**




Conclusion

- HIX: Provide trusted execution environment to **commodity GPUs**




Conclusion

- HIX: Provide trusted execution environment to **commodity GPUs**



Conclusion


- HIX: Provide trusted execution environment to **commodity GPUs**



Conclusion

- HIX: Provide trusted execution environment to **commodity GPUs**

Access granted to their own devices



Expandable Device Protection

Heterogeneous Isolated Execution for Commodity GPUs

Thank you for Listening!

Q&A