## pSyncPIM: Partially Synchronous Execution of Sparse Matrix Operations for All-Bank PIM Architectures

Daehyeon Baek<sup>1</sup>†, Soojin Hwang<sup>2</sup>, Jaehyuk Huh<sup>2</sup> <sup>1</sup>Technology Research, Samsung SDS <sup>2</sup>School of Computing, KAIST

† This work was conducted at KAIST.



## Major Problems of Sparse Matrix

#### **Graph Applications**

- Linear algebra as "compute language"
- Transformation by adjacency matrix
- GraphBLAS: framework for graphs



Graph Example

#### Numerical Linear Algebra

- Complex problems to linear systems
  - ex) differential equations
- Solve  $A\vec{x} = \vec{b}$  for given A and  $\vec{b}$





Targeted for < 1% density

#### **Real-World Workload Analysis**

- Graph benchmarks
  - Major bottleneck: SpMV & vector ops
  - Triangle Count: SpGEMM
- Linear system solve algorithms
  - Major bottleneck: SpTRSV





KAIS



## **Commercial Processing-in-Memory**

- DRAM
  - Multiple banks grouped in a channel
  - Controller commands a bank to Read/Write



- Each PE reads/writes data simultaneously
- Focused on dense GEMV acceleration
- Each PE cannot directly comm. with each other







## **Commercial Processing-in-Memory**

- DRAM
  - Multiple banks grouped in a channel
  - Controller commands a bank to Read/Write



- Each PE reads/writes data simultaneously
- Focused on dense GEMV acceleration
- Each PE cannot directly comm. with each other







- Industrial all-bank PIM
  - Dense matrix: even distribution
  - Sparse matrix: uneven distribution
  - Empty element problem

- Previous academic works
  - SpaceA<sup>1</sup>, Gearbox<sup>2</sup>
  - The memory chip generates mem. cmds
  - Hybrid memory cube (HMC) based





- 1. X. Xie, Z. Liang, P. Gu, A. Basak, L. Deng, L. Liang, X. Hu, and Y. Xie, "SpaceA: Sparse Matrix Vector Multiplication on Processing-in-Memory Accelerator," in 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA), 2021, pp. 570–583.
- 2. M. Lenjani, A. Ahmed, M. Stan, and K. Skadron, "Gearbox: A Case for Supporting Accumulation Dispatching and Hybrid Partitioning in PIMBased Accelerators," in Proceedings of the 49th Annual International Symposium on Computer Architecture (ISCA'22), 2022, p. 218–230.

- Industrial all-bank PIM
  - Dense matrix: even distribution
  - Sparse matrix: uneven distribution
  - Empty element problem

- Previous academic works
  - SpaceA<sup>1</sup>, Gearbox<sup>2</sup>
  - The memory chip generates mem. cmds
  - Hybrid memory cube (HMC) based





2. M. Lenjani, A. Ahmed, M. Stan, and K. Skadron, "Gearbox: A Case for Supporting Accumulation Dispatching and Hybrid Partitioning in PIMBased Accelerators," in Proceedings of the 49th Annual International Symposium on Computer Architecture (ISCA'22), 2022, p. 218–230.

- Industrial all-bank PIM
  - Dense matrix: even distribution
  - Sparse matrix: uneven distribution
  - Empty element problem

- Previous academic works
  - SpaceA<sup>1</sup>, Gearbox<sup>2</sup>
  - The memory chip generates mem. cmds
  - Hybrid memory cube (HMC) based



- 1. X. Xie, Z. Liang, P. Gu, A. Basak, L. Deng, L. Liang, X. Hu, and Y. Xie, "SpaceA: Sparse Matrix Vector Multiplication on Processing-in-Memory Accelerator," in 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA), 2021, pp. 570–583.
- 2. M. Lenjani, A. Ahmed, M. Stan, and K. Skadron, "Gearbox: A Case for Supporting Accumulation Dispatching and Hybrid Partitioning in PIMBased Accelerators," in Proceedings of the 49th Annual International Symposium on Computer Architecture (ISCA'22), 2022, p. 218–230.

- Industrial all-bank PIM
  - Dense matrix: even distribution
  - Sparse matrix: uneven distribution
  - Empty element problem

- Previous academic works
  - SpaceA<sup>1</sup>, Gearbox<sup>2</sup>
  - The memory chip generates mem. cmds
  - Hybrid memory cube (HMC) based



- 1. X. Xie, Z. Liang, P. Gu, A. Basak, L. Deng, L. Liang, X. Hu, and Y. Xie, "SpaceA: Sparse Matrix Vector Multiplication on Processing-in-Memory Accelerator," in 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA), 2021, pp. 570–583.
- 2. M. Lenjani, A. Ahmed, M. Stan, and K. Skadron, "Gearbox: A Case for Supporting Accumulation Dispatching and Hybrid Partitioning in PIMBased Accelerators," in Proceedings of the 49th Annual International Symposium on Computer Architecture (ISCA'22), 2022, p. 218–230.



- Proposes partially synchronous execution architecture
  - Maintain all-bank execution manner for host PIM communication
  - Conditional execution for non-even workloads with SIMD instructions

- Efficient distribution algorithm for SpMV memory mapping
  - Reduces external memory I/O for remote bank access

Suggest first SpTRSV kernel acceleration



## pSyncPIM Architecture

- Sparsity-aware PE architecture
  - Intersection/union vector scanners<sup>1</sup>
  - Sparse vector queues
- Flexible ISA for various algebras
  - Supporting graph apps
  - ISA details are in the paper



- ALU performance
  - Full support for 32B/cycle BW
  - INT: 8 to 64 bits, FP: 16 to 64 bits



K. Hegde et al. 2019. ExTensor: An Accelerator for Sparse Tensor Algebra. In Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO '52). Association for Computing Machinery, New York, NY, USA, 319–333.

## pSyncPIM Architecture

- Sparsity-aware PE architecture
  - Intersection/union vector scanners<sup>1</sup>
  - Sparse vector queues
- Flexible ISA for various algebras
  - Supporting graph apps
  - ISA details are in the paper



- ALU performance
  - Full support for 32B/cycle BW
  - INT: 8 to 64 bits, FP: 16 to 64 bits



K. Hegde et al. 2019. ExTensor: An Accelerator for Sparse Tensor Algebra. In Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO '52). Association for Computing Machinery, New York, NY, USA, 319–333.

## **Conditional Execution & Exit**

- Predicated execution of instructions
  - Success/fails depending on PE's status
  - No branching on success/failure

- Execute kernel as an infinite loop
  - CEXIT for conditional exit for each PE

- Synchronizing timings on exited PEs
  - Normally activates and precharges rows
  - No data transfers between bank & PE





# **PIM Memory Mapping Limitations**

- Data are mapped into each bank
- All banks should R/W same row
- I/O vector mapping problem:
  - PIM should R/W all mapped rows
  - Fetch/writeback success rate drops
- Bank configuration: 1KB row size

κλις

- Each bank stores at most 1KB vectors
- Matrix size: 1KB limit for row & col dimension



# **PIM Memory Mapping Limitations**

- Data are mapped into each bank
- All banks should R/W same row
- I/O vector mapping problem:

κλις

- PIM should R/W all mapped rows
- Fetch/writeback success rate drops
- Bank configuration: 1KB row size
  - Each bank stores at most 1KB vectors
  - Matrix size: 1KB limit for row & col dimension



# **PIM Memory Mapping Limitations**

- Data are mapped into each bank
- All banks should R/W same row
- I/O vector mapping problem:
  - PIM should R/W all mapped rows
  - Fetch/writeback success rate drops
- Bank configuration: 1KB row size

κλις

- Each bank stores at most 1KB vectors
- Matrix size: 1KB limit for row & col dimension



#### Naïve SpMV Distribution

Non-zero element



Input Matrix





#### Naïve SpMV Distribution

Non-zero element



Input Matrix











#### Naïve SpMV Distribution









































**Original Sparse Matrix** 





























## Row Dependency Problem

- SpTRSV: Gaussian elimination
  - Row/column-wise vector multiply & subtract
  - Must compute previous rows for next row
  - Data dependency between rows & columns

#### Algorithm 1 SpTRSV algorithm.

1:  $M: n \times n$  lower triangular matrix in COO format 2: *b*: input vector 3: x: output vector 4: for i = 0 to n - 1 do 5: s = 0for all  $e = (i, c_e, v_e) \in M$  where  $c_e < i$  do 6:  $s + = v_e \times \boldsymbol{x}[\boldsymbol{c_e}]$ 7: end for 8:  $l := (i, i, v_l) \in M$ 9:  $\boldsymbol{x}[\boldsymbol{i}] = (b[\boldsymbol{i}] - \boldsymbol{s})/v_l$ 10: 11: end for







**Row Dependency Graph** 

## Row Dependency Problem

- SpTRSV: Gaussian elimination
  - Row/column-wise vector multiply & subtract
  - Must compute previous rows for next row
  - Data dependency between rows & columns

#### Algorithm 1 SpTRSV algorithm.

1:  $M: n \times n$  lower triangular matrix in COO format 2: *b*: input vector 3: x: output vector 4: for i = 0 to n - 1 do 5: s = 0for all  $e = (i, c_e, v_e) \in M$  where  $c_e < i$  do 6: 7:  $s + = v_e \times \boldsymbol{x}[\boldsymbol{c_e}]$ end for 8:  $\underline{l} := (i, i, v_l) \in M$ 9:  $\boldsymbol{x[i]} = (b[i] - s)/v_l$ 10: 11: end for







**Row Dependency Graph** 







**Recursive SpTRSV Algorithm** 

1.  $\overrightarrow{x_1} = L_1^{-1}\overrightarrow{b_1}$  (Recursive SpTRSV)

2. 
$$L_2 \overrightarrow{x_2} = \overrightarrow{b_2} - C \overrightarrow{x_1} = \overrightarrow{b_2}'$$
 (SpMV)

3.  $\overrightarrow{x_2} = L_2^{-1} \overrightarrow{b_2}'$  (Recursive SpTRSV)





**Recursive SpTRSV Algorithm** 

1. 
$$\overrightarrow{x_1} = L_1^{-1} \overrightarrow{b_1}$$
 (Recursive SpTRSV)

2. 
$$L_2 \overrightarrow{x_2} = \overrightarrow{b_2} - C \overrightarrow{x_1} = \overrightarrow{b_2}'$$
 (SpMV)

3. 
$$\overrightarrow{x_2} = L_2^{-1} \overrightarrow{b_2'}$$
 (Recursive SpTRSV)





**Recursive SpTRSV Algorithm** 

1. 
$$\overrightarrow{x_1} = L_1^{-1} \overrightarrow{b_1}$$
 (Recursive SpTRSV)

2. 
$$L_2 \overrightarrow{x_2} = \overrightarrow{b_2} - C \overrightarrow{x_1} = \overrightarrow{b_2}'$$
 (SpMV)

3. 
$$\overrightarrow{x_2} = L_2^{-1} \overrightarrow{b_2'}$$
 (Recursive SpTRSV)





**Recursive SpTRSV Algorithm** 

1.  $\overrightarrow{x_1} = L_1^{-1}\overrightarrow{b_1}$  (Recursive SpTRSV)

2. 
$$L_2 \overrightarrow{x_2} = \overrightarrow{b_2} - C \overrightarrow{x_1} = \overrightarrow{b_2}'$$
 (SpMV)

3.  $\overrightarrow{x_2} = L_2^{-1} \overrightarrow{b_2}'$  (Recursive SpTRSV)





**Recursive SpTRSV Algorithm** 

1.  $\overrightarrow{x_1} = L_1^{-1}\overrightarrow{b_1}$  (Recursive SpTRSV)

2. 
$$L_2 \overrightarrow{x_2} = \overrightarrow{b_2} - C \overrightarrow{x_1} = \overrightarrow{b_2}'$$
 (SpMV)

3.  $\overrightarrow{x_2} = L_2^{-1} \overrightarrow{b_2}'$  (Recursive SpTRSV)





**Recursive SpTRSV Algorithm** 

1.  $\overrightarrow{x_1} = L_1^{-1}\overrightarrow{b_1}$  (Recursive SpTRSV)

2. 
$$L_2 \overrightarrow{x_2} = \overrightarrow{b_2} - C \overrightarrow{x_1} = \overrightarrow{b_2}'$$
 (SpMV)

3.  $\overrightarrow{x_2} = L_2^{-1} \overrightarrow{b_2}'$  (Recursive SpTRSV)





**Recursive SpTRSV Algorithm** 

1.  $\overrightarrow{x_1} = L_1^{-1}\overrightarrow{b_1}$  (Recursive SpTRSV)

2. 
$$L_2 \overrightarrow{x_2} = \overrightarrow{b_2} - C \overrightarrow{x_1} = \overrightarrow{b_2}'$$
 (SpMV)  
3.  $\overrightarrow{x_2} = L_2^{-1} \overrightarrow{b_2}'$  (Recursive SpTRSV)

- Implementing a unit SpTRSV is sufficient!
- Unit matrix size: 256KB (~16k FP64) dimension
- Unit SpTRSV: Column-wise algorithm
- 50% memory bloating for unit triangular matrices



## **Experiment Setup**

- DRAMSim3 based simulator (HBM2 256GB/s)
- Baseline
  - cuSPARSE library with NVIDIA Geforce RTX 3080
  - SpaceA for standalone PIM accelerator
- Benchmarks
  - 15 square sparse matrices from SuiteSparse Matrix Collection
- Comparison scenarios
  - GPU vs pSyncPIM vs standalone PIM accelerator
  - SpMV & SpTRSV
  - Real-world benchmarks



## **Real-World Benchmarks**

- Kernel analysis
  - SpMV: 1.96× boost over RTX 3080
  - SpMV 3× scenario: 4.43× boost
  - SpTRSV: 3.53× boost over RTX 3080
- Real-world apps
  - Graph: 9× to 156.7× boost over GraphBLAST<sup>1</sup>
  - Triangle Count: InnerSP + pSyncPIM config
  - Linear systems: 1.68× to 2.88× boost over CUDA
- Area: 68.99 mm<sup>2</sup>
- Power limit: 5.0 W
- Other detailed results are in the paper!









## pSyncPIM

- Commercial PIMs: no support on sparse matrix kernels
  - Dense matrix-vector multiplication focused
  - Not applicable to sparse matrix
- pSyncPIM
  - Conditional execution & exit for sparse matrix kernel execution
  - Maintains the traditional DRAM interface for communication with host
  - Proposed a SpMV & SpTRSV implementation
- Evaluation results
  - Can accelerate important memory-intensive sparse matrix kernels
  - End-to-end sparse matrix application PIM acceleration

